Yang, et al.. An Integrated Circuit/architecture Approach to Reducing Leakage in Deep-submicron High-performance I-caches. IEEE Comput. Soc, doi:10.1109/hpca.2001.903259.