Ker, Yen, 2008. Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test 43.. https://doi.org/10.1109/jssc.2008.2005451