Chen, Roy, Koh, 2003. Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors, in: . ACM Press.. https://doi.org/10.1145/871559.871563