Fuzzy-based CMOS circuit partitioning in built-in current testing

by Wang-Dauh Tseng, Kuochen Wang

Published in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).

1999 p116-120

application/pdf 387.6 kB `file_n3kmbjhnxvc3hdsf5ybmmujuee`	web.archive.org (webarchive) pds.cis.nctu.edu.tw:80 (web) web.archive.org (webarchive) pds.cis.nctu.edu.tw (web)
application/pdf 78.1 kB `file_jpe7r4g6qfdkdis5ylo6oh6vqe`	www.cecs.uci.edu (web) www.cs.york.ac.uk (web) web.archive.org (webarchive) web.archive.org (webarchive)
application/pdf 142.7 kB `file_ezg4pj34hnhr5krq5rkswiqqba`	web.archive.org (webarchive) web.archive.org (webarchive) pds.cis.nctu.edu.tw:80 (web) web.archive.org (webarchive) ir.nctu.edu.tw (web) + 1 more URLs

Preserved and Accessible

Type article-journal
Stage

published

Year 1999

DOI 10.1109/92.748207

Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L: 1063-8210

Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)

Cite This

BibTeX
CSL-JSON
MLA
Harvard

Lookup Links

Catalog Record
Revision: ef4d9b5a-8b27-48cc-96b1-93a6b6762617
API URL: JSON

Fuzzy-based CMOS circuit partitioning in built-in current testing release_vqa4ethcgjf4lctsuq6wcjsyta