Park, et al.. Tiling, Block Data Layout, and Memory Hierarchy Performance. Institute of Electrical and Electronics Engineers (IEEE), 2003, doi:10.1109/tpds.2003.1214317.