VLSI Architecture for Nano Wire Based Advanced Encryption Standard (AES) with the Efficient Multiplicative Inverse Unit release_rtx2jsxxjvgp7nn4jtfdafc5im

by Sandyarani K, Nirmal Kumar P

Published in International Journal of VLSI Design & Communication Systems by Academy and Industry Research Collaboration Center (AIRCC).

p15-22 (2017)

Archived Files and Locations

application/pdf  314.6 kB
file_sipyxwkaznhlbix7mn43shipx4
web.archive.org (webarchive)
aircconline.com (web)
Read Archived PDF
Archived
Type  article-journal
Stage   published
Date   2017-12-30
Journal Metadata
Not in DOAJ
Not in Keepers Registry
ISSN-L:  0976-1527
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: e64e6c4e-4638-4ed6-b1a2-9f9e186b1843
API URL: JSON