BibTeX
CSL-JSON
MLA
Harvard
FPGA test time reduction through a novel interconnect testing scheme
release_pjsjaxwzbvhxvcqmmk7cwkxdsy
by
Stuart McCracken, Zeljko Zilic
Archived Files and Locations
application/pdf 541.8 kB
file_fmymuwyqwfdzta5nhpgtvwnrky
|
web.archive.org (webarchive) cecs.uci.edu (web) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2002
paper-conference
Stage
published
Year 2002
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar