FPGA test time reduction through a novel interconnect testing scheme release_pjsjaxwzbvhxvcqmmk7cwkxdsy

by Stuart McCracken, Zeljko Zilic

Published in Symposium on Field Programmable Gate Arrays by ACM Press.

2002   p136-144

Archived Files and Locations

application/pdf  541.8 kB
file_fmymuwyqwfdzta5nhpgtvwnrky
web.archive.org (webarchive)
cecs.uci.edu (web)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   published
Year   2002
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: c78fcb97-7322-440b-bc29-cbd5856cc6fa
API URL: JSON