BibTeX
CSL-JSON
MLA
Harvard
A design flow for configurable embedded processors based on optimized instruction set extension synthesis
release_oqrqnrl7n5dfzdfmn2ulosmaxa
by
R. Leupers, K. Karuri, S. Kraemer, M. Pandey
Archived Files and Locations
application/pdf 252.4 kB
file_u5etpxxx4bhutdsix4qpqtxc6u
|
web.archive.org (webarchive) www.ice.rwth-aachen.de (web) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2006
paper-conference
Stage
published
Year 2006
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar