BibTeX
CSL-JSON
MLA
Harvard
Modular vector processor architecture targeting at data-level parallelism
release_n2h2nbsvtjeu5dnor4lea625qq
by
Seyed A. Rooholamin, Sotirios G. Ziavras
Archived Files and Locations
application/pdf 782.6 kB
file_catdnfnn45cqhh44gkdguetu6a
|
web.njit.edu (web) web.archive.org (webarchive) |
Read Archived PDF
Preserved and Accessible
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar