Modular vector processor architecture targeting at data-level parallelism release_n2h2nbsvtjeu5dnor4lea625qq

by Seyed A. Rooholamin, Sotirios G. Ziavras

Published in Microprocessors and microsystems by Elsevier BV.

2015   Volume 39, Issue 4-5, p237-249

Archived Files and Locations

application/pdf  782.6 kB
file_catdnfnn45cqhh44gkdguetu6a
web.njit.edu (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   2015
Language   en ?
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  0141-9331
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: dca55b2a-8cb5-4943-8f12-0666ce385e13
API URL: JSON