Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm release_m467fvx2jfc5pjaf2535xhz37a

by Ernesto Martins, Paulo Neves, José Fonseca

Published in Microprocessors and microsystems by Elsevier BV.

2002   Volume 26, p97-106

Archived Files and Locations

application/pdf  120.0 kB
file_mu5gxftwlbg5phgssheukfjiiq
www.ieeta.pt (web)
web.archive.org (webarchive)
application/pdf  326.4 kB
file_jkadliuamvcyxnghuqh43w7gj4
www.cse.hcmut.edu.vn:80 (web)
web.archive.org (webarchive)
application/pdf  461.5 kB
file_mcqmgbiyvvcaxdftphhootc7lm
repositorio.ipcb.pt (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   2002
Language   en ?
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  0141-9331
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 09969863-1cc6-4f4b-b9e4-50625a84a042
API URL: JSON