Design a Low Power and High Speed Parity Checker using Exclusive–or Gates release_itbaukt3ofhgxlrj7fopvmvsbu

by Brahmaiah Battula, Valeti SaiLakshmi, Karpurapu Sunandha, S. Durga Sri Sravya, Putta Vijaya Lakshmi, S. Navya Sri

Published in VOLUME-8 ISSUE-10, AUGUST 2019, REGULAR ISSUE by Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP.

2021   Volume 10, p121-125

Abstract

In the presented paper we designed the parity checker by using EX-OR modules. The two EX-OR modules are presented to design the parity checker and correlated their outcomes based on the constraints like power, area, delay and power delay product (PDP). The previous design is with eight transistors EX-OR, but in the present six transistors EX-OR is used to design the parity checker. While correlating the parity checker design with 8T EX-OR and 6T EX-OR, the 6T EX-OR parity checker design gives optimized power, delay, area and PDP over the 8T EX-OR parity checker design. Simulations are done by using the 130nm mentor graphics tool. Finally the constraints like power, area, delay and PDP gets optimized successfully with the presented technology. Also, alternatively we can replace EXOR modules with NAND modules to design parity checker.
In application/xml+jats format

Archived Files and Locations

application/pdf  496.3 kB
file_2meeblbcarhrro5eu42kfdthia
www.ijitee.org (publisher)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Date   2021-02-28
Language   en ?
Journal Metadata
Not in DOAJ
Not in Keepers Registry
ISSN-L:  2278-3075
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: a72ce1a1-cc8c-4166-8353-1bb4a7deeda0
API URL: JSON