High-Performance Double-Node-Upset-Tolerant and Triple-Node-Upset-Tolerant Latch Designs release_ibrez77bnbeyncvuyeinhtfusi

by 辉 徐, Le Zhou, Huaguo Liang, Zhengfeng Huang, Cong Sun, Yafei Ning

Published in Electronics by MDPI AG.

2021   Volume 10, Issue 20, p2515

Abstract

To avoid soft errors in integrated circuits, this paper presents two high-performance latch designs, namely LOCDNUTRL and LOCTNUTRL, protecting against double-node upset (DNU) and triple-node upset (TNU) in the harsh radiation environment. First, the LOCDNUTRL latch consists of two single-node upset (SNU) self-recovery modules and uses a C-element at the output. Next, based on the LOCDNUTRL latch, the LOCTNUTRL latch is proposed, which uses five extra inverters to fully tolerate TNU. Unlike the LOCDNUTRL latch, which uses an output level C-element as a voter, LOCTNUTRL is insensitive to the high-impedance state (HIS), making it more reliable for aerospace applications. The HSPICE simulation results, using a predictive technology model, show that the LOCTNUTRL latch saves 57.74% delay, 7.7% power consumption, 11.74% area cost, and 63.59% power delay production (PDP) on average compared with the state-of-the-art hardened latches. The process, voltage, and temperature variation analysis show that the proposed two latches are less sensitive to changes.
In application/xml+jats format

Archived Files and Locations

application/pdf  15.1 MB
file_cxqgj5v365djdeotr7xuhvcur4
mdpi-res.com (publisher)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Date   2021-10-15
Language   en ?
Container Metadata
Open Access Publication
In DOAJ
In ISSN ROAD
In Keepers Registry
ISSN-L:  2079-9292
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 25ea8543-f94a-41f3-863b-bcdc9c37e426
API URL: JSON