A performance study of cache coherence protocols and write caches for parallel‐multithreaded shared‐memory multiprocessors release_g2huh4ji7bbg7atkhgmpqsin5q

by Chao‐Chin Wu, Cheng Chen

Published in Zhongguó gongchéng xuékan by Informa UK Limited.

1998   Volume 21, p33-46

Archived Files and Locations

application/pdf  1.4 MB
file_x5ime7tu5zfhbhy2luhmur3idu
ir.nctu.edu.tw (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   1998
Language   en ?
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  0253-3839
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 6e215db2-a555-499a-a5f2-cdaaaa1f54cb
API URL: JSON