Modeling and simulating memory hierarchies in a platform-based design methodology release_g2hiejwotvfxbphinbrzn6lixq

by P. Viana, E. Barros, S. Rigo, R. Azevedo, G. Araujo

Published in Design, Automation, and Test in Europe by IEEE Comput. Soc.

p734-735

Archived Files and Locations

application/pdf  232.3 kB
file_rnffx6mgunbyxfumgs23daxm74
www.lsc.ic.unicamp.br (web)
web.archive.org (webarchive)
application/pdf  96.9 kB
file_l54ijway2ndw7alh6plp6tgp2e
www.computer.org (web)
web.archive.org (webarchive)
application/pdf  38.7 kB
file_oge6ksnu25gy5byfrzbkzn3sye
web.archive.org (webarchive)
www.cs.york.ac.uk (web)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   published
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 8ef8e9ee-510b-4321-a292-cfac27fd2c4f
API URL: JSON