DCG: deterministic clock-gating for low-power microprocessor design release_fz5iyk3qefettiwewfq4o4wmpy

by Hai Li, S. Bhunia, Yiran Chen, K. Roy, T.N. Vijaykumar

Published in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).

2004   Volume 12, p245-254

Archived Files and Locations

application/pdf  643.3 kB
file_2ocbonwyyfd5dijlu7kycm6weu
web.archive.org (webarchive)
engr.case.edu (web)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   2004
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  1063-8210
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 9a910716-7f40-49ad-8baa-2273431e2b66
API URL: JSON