BibTeX
CSL-JSON
MLA
Harvard
DCG: deterministic clock-gating for low-power microprocessor design
release_fz5iyk3qefettiwewfq4o4wmpy
by
Hai Li, S. Bhunia, Yiran Chen, K. Roy, T.N. Vijaykumar
Published
in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).
2004 Volume 12, p245-254
Archived Files and Locations
application/pdf 643.3 kB
file_2ocbonwyyfd5dijlu7kycm6weu
|
web.archive.org (webarchive) engr.case.edu (web) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2004
article-journal
Stage
published
Year 2004
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar