Varshney, V., Nagaria, R.K., 2019. An Unbalanced Clock Based Dynamic Comparator: A High-Speed Low-Offset Design Approach for ADC Applications 17.. https://doi.org/10.15598/aeee.v17i4.3326