Designing and Simulation of High Speed Area Efficient Full Adder Using Transmission Gates Logic release_erbipoggrjgsdjxmgwn3t3q3tu

by Swadesh Dubey, Dilip Ahirwar, Susmita Bilani, R Pandey, M-Tech Scholar


NOTE: currently batch computed and may include additional references sources, or be missing recent changes, compared to entity reference list.
Fuzzy reference matching is a work in progress!
Read more about quality, completeness, and caveats in the fatcat guide.
Showing 1 - 13 of 13 references (in 34ms)

via fuzzy
Analysis of various approaches used for the implementation of QCA based full adder circuit
Manisha G. Waje, P.K. Dakhole
2016   2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)  unpublished

via fuzzy
Reliability-aware design for programmable QCA logic with scalable clocking circuit
Bibhash Sen, Mayukh R. Chowdhury, Rijoy Mukherjee, Mrinal Goswami, Biplab K. Sikdar
2017   Journal of Computational Electronics

via fuzzy
Two new energy-efficient full adder designs
Majid Amini Valashani, Sattar Mirzakuchaki
2016   2016 24th Iranian Conference on Electrical Engineering (ICEE)  unpublished

via fatcat
Iranian Conference on Electrical Engineering

via fuzzy
Energy efficient low power high speed full adder design using hybrid logic
M Nikhil Theja, T Balakumaran
2016   2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT)  unpublished

via fuzzy
Low power array multiplier using modified full adder
S. Srikanth, I. Thahira Banu, G. Vishnu Priya, G. Usha
2016   2016 IEEE International Conference on Engineering and Technology (ICETECH)  unpublished

via fuzzy
Verilog design of full adder based on reversible gates
Varun Pratap Singh, Manish Rai
2016   2016 2nd International Conference on Advances in Computing, Communication, & Automation (ICACCA) (Fall)  unpublished

via fatcat
Comparison Analysis of FINFET Based 1-Bit Full Adder Cell Implemented Using Different Logic Styles at 10, 22 and 32nm
Shivani Sharma , Gaurav Soni

via fuzzy
Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design
Ramin Rajaei, Sina Bakhtavari Mamaghani
2017   IEEE transactions on device and materials reliability

via fuzzy
Design of high speed and low power full adder in sub-threshold region
Sambhu Nath Pradhan, Vivek Rai, Angshuman Chakraborty
2016   2016 International Conference on Microelectronics, Computing and Communications (MicroCom)  unpublished

via fuzzy
Design of low power high speed full adder cell with XOR/XNOR logic gates
Sudhakar Alluri, M. Dasharatha, B. Rajendra Naik, N. S. S. Reddy
2016   2016 International Conference on Communication and Signal Processing (ICCSP)  unpublished

via fatcat
Energy Efficient Full Adder Using Modified GDI and MVT Scheme in 45nm Technology
Krishnendu Dhar

via fuzzy
A new design of low power high speed hybrid CMOS full adder
Mayur Agarwal, Neha Agrawal, Md. Anis Alam
2014   2014 International Conference on Signal Processing and Integrated Networks (SPIN)  unpublished