NEHRU, et al.. PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS. no. 12, Taylor's University, 2017.