Acceleration of the Fast Multipole Method on FPGA Devices release_cff5bkywxzgznob2r6yvy6ncl4

by Hitoshi UKAWA, Tetsu NARUMI

Published in IEICE transactions on information and systems by Institute of Electronics, Information and Communications Engineers (IEICE).

2015   Volume E98.D, p309-312

Archived Files and Locations

application/pdf  386.0 kB
file_d52eiw74hfcr3n6o2xf3kwdeke
web.archive.org (webarchive)
www.jstage.jst.go.jp (repository)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   2015
Language   en ?
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  0916-8532
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: f9f43145-8cb2-431a-bb44-c83bcf502553
API URL: JSON