Design and experimental verification of a CMOS adiabatic logic with single-phase power-clock supply release_acdopqt7svgkde7aqlnyfmlpou

by D. Maksimovic, V.G. Oklobdzija, B. Nikolic, K.W. Current

Released as a paper-conference by IEEE.

Archived Files and Locations

application/pdf  395.1 kB
file_ytrqxnum4bgvfpjksccjzck7ly (web) (web) (webarchive) (webarchive)
application/pdf  84.0 kB
file_abhyvnnyqbeyrl6yrfsss2y5pu (web) (webarchive)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   unknown
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 63c7a1e5-d292-4515-81c5-f391d9095eef