Evaluation of delay PUFs on CMOS 65 nm technology
ASIC vs FPGA release_a54fwglctzchbjtmdhhsmrebpu

by Zouha Cherif, Jean-Luc Danger, Florent Lozac'h, Yves Mathieu, Lilian Bossuet

Published in International Symposium on Computer Architecture by ACM Press.

2013  

Archived Files and Locations

application/pdf  3.0 MB
file_z6nhaidezng2xajp3i67xptesa
perso.univ-st-etienne.fr (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   published
Year   2013
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 7de15f30-e1f9-4619-8fc5-8146c116482f
API URL: JSON