BibTeX
CSL-JSON
MLA
Harvard
Evaluation of delay PUFs on CMOS 65 nm technology
ASIC vs FPGA
release_a54fwglctzchbjtmdhhsmrebpu
by
Zouha Cherif, Jean-Luc Danger, Florent Lozac'h, Yves Mathieu, Lilian Bossuet
Archived Files and Locations
application/pdf 3.0 MB
file_z6nhaidezng2xajp3i67xptesa
|
perso.univ-st-etienne.fr (web) web.archive.org (webarchive) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2013
paper-conference
Stage
published
Year 2013
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar