Embedded System Covalidation with RTOS Model and FPGA release_7idzszlumrak3g7c5dr6vnqbcy

by Seiya Shibata, Shinya Honda, Yuko Hara, Hiroyuki Tomiyama, Hiroaki Takada

Published in IPSJ Transactions on System LSI Design Methodology by Information Processing Society of Japan.

2008   p126-130

Archived Files and Locations

application/pdf  651.8 kB
file_dwv465pm7fg3vdgy6zbu455kxu
web.archive.org (webarchive)
www.jstage.jst.go.jp (repository)
Read Archived PDF
Archived
Type  article-journal
Stage   published
Year   2008
Language   en ?
Container Metadata
Not in DOAJ
In Keepers Registery
ISSN-L:  1882-6687
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: cbd59ea4-6a6f-4d2a-91b9-1d69e6bf3ad3
API URL: JSON