A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors release_6guwuhgv2zao7fxbkewfqyps7u

by Paul Beckett

Published in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).

2008   Volume 16, p115-123

Archived Files and Locations

application/pdf  1.4 MB
file_ggielh5zyrdbdm6tedaw727k5q
web.archive.org (webarchive)
researchbank.rmit.edu.au (web)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   2008
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  1063-8210
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: e1c5daac-1184-460a-a69e-eb5d2db8b732
API URL: JSON