BibTeX
CSL-JSON
MLA
Harvard
A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors
release_6guwuhgv2zao7fxbkewfqyps7u
by
Paul Beckett
Published
in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).
2008 Volume 16, p115-123
Archived Files and Locations
application/pdf 1.4 MB
file_ggielh5zyrdbdm6tedaw727k5q
|
web.archive.org (webarchive) researchbank.rmit.edu.au (web) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2008
article-journal
Stage
published
Year 2008
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar