BibTeX
CSL-JSON
MLA
Harvard
Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics with Bit Reduction Technique
release_6fsqvkaq4nbbjkvd3h3cxuqlqy
by
S. K. Manikandan, C. Palanisamy
Published
in Circuits and Systems by Scientific Research Publishing, Inc,.
2016 Volume 07, Issue 09, p2593-2602
Archived Files and Locations
application/pdf 568.0 kB
file_fwz4wyixsrdo5ct6skiatwbgxa
|
web.archive.org (webarchive) file.scirp.org (web) |
Read Archived PDF
Preserved and Accessible
Type
Stage
Year 2016
article-journal
Stage
published
Year 2016
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
access all versions, variants, and formats of this works (eg, pre-prints)
Cite This
Lookup Links
oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar