FPGA Implementation of Decoder Architectures for High Throughput Irregular LDPC Codes release_57fxhee65rfmjfkr2goresfcvi

by Sandeep Kakde, Atish Khobragade, M. D. Ekbal Husain

Published in Indian Journal of Science and Technology by Indian Society for Education and Environment.

2016   Issue 48

Archived Files and Locations

application/pdf  282.7 kB
file_f4ua3f2wnfcl7nfe72n6h3c5ta
www.indjst.org (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Date   2016-12-29
Journal Metadata
Not in DOAJ
Not in Keepers Registry
ISSN-L:  0974-5645
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 5042cfd4-d01c-4156-bee5-cd20b6f05a6f
API URL: JSON