Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches release_4spi7ls7yzbatlinmfnhm7u24y

by Damien Har, Thomas Piquet, Isabelle Puaut

Published in IEEE Real-Time Systems Symposium by IEEE.

2009   p68-77

Archived Files and Locations

application/pdf  567.8 kB
file_mrccb6fydveehdrxkcwh7jsh6u
hal.inria.fr (repository)
web.archive.org (webarchive)
application/pdf  247.0 kB
file_d7mj4bhirnfhrdwrpsrlew65ma
www.irisa.fr (repository)
web.archive.org (webarchive)
application/pdf  679.7 kB
file_onplf6sbajcdrcapgp2sjqvoh4
web.archive.org (webarchive)
hal.inria.fr (repository)
web.archive.org (webarchive)
application/pdf  472.2 kB
file_vmtgml7a3jhlldhmuqacx6ml2u
www.irisa.fr (web)
web.archive.org (webarchive)
application/pdf  679.7 kB
file_pcv53gn3hbdbzlrjxpzu6qr7uq
web.archive.org (webarchive)
hal.inria.fr (repository)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   published
Year   2009
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 95bb4276-b75c-4f46-b0ea-e92e9ea9fc59
API URL: JSON