Liu, et al.. Tile Size Selection for Optimized Memory Reuse in High-level Synthesis. IEEE, 2017, doi:10.23919/fpl.2017.8056810.