Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation release_2hrcqg5umjcgjbvnlmbn53khrm

by G Gielen, E Maricau, P De Wit

Published in Design, Automation, and Test in Europe by IEEE.

2011   p1474-1479

Archived Files and Locations

application/pdf  264.0 kB
file_lssxr26m4jcezmmwooagtf7gpi
www.date-conference.com:80 (web)
web.archive.org (webarchive)
application/pdf  274.4 kB
file_dhzjcr3dxjd37odcwfzgp7ovay
www.computer.org (web)
web.archive.org (webarchive)
web.archive.org (webarchive)
Read Archived PDF
Archived
Type  paper-conference
Stage   published
Year   2011
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 5c392291-9b34-46e8-a365-5471e342c1da
API URL: JSON